• xthexder@l.sw0.com
    link
    fedilink
    English
    arrow-up
    8
    ·
    16 hours ago

    It also equates 1 bit to 1 logic gate, which I’m not sure it’s possible to create memory using that few gates unless it’s read-only. All memory cell circuits I know of require at least 2 logic gates.

    • alt_xa_23@lemmy.world
      link
      fedilink
      English
      arrow-up
      4
      ·
      15 hours ago

      DRAM needs 1 transistor per cell, but it loses stored data quickly, and a crab-based computer would probably be too slow to update it.

      • xthexder@l.sw0.com
        link
        fedilink
        English
        arrow-up
        4
        ·
        11 hours ago

        Ah right. DRAM also requires a capacitor instead though, and I don’t know how you’d represent that with crabs. Maybe it’s possible.